Regviz

Alif Semiconductor /AE722F80F55D5LS_CM55_HP_View /OSPI0 /OSPI_TXEICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OSPI_TXEICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5LS_CM55_HP_View/OSPI0/OSPI_TXEICR#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (TXEICR)TXEICR

Description

OSPI Transmit FIFO Error Interrupt Clear Register

Fields

TXEICR

Clear Transmit FIFO Overflow/Underflow Interrupt. This bit reflects the status of the interrupt. A read from this bit clears the Transmit FIFO Overflow/Underflow interrupt; writing has no effect.

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data